Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low DG Improved, Dual, High-Speed Analog Switches. Data Sheet. Overview: Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low on-resistance matching between switches (2Ω max) and . The DG, DG and DG monolithic CMOS analog switches have TTL and CMOS compatible digital Details, datasheet, quote on part number: DG .
|Published (Last):||22 April 2015|
|PDF File Size:||9.82 Mb|
|ePub File Size:||16.54 Mb|
|Price:||Free* [*Free Regsitration Required]|
For load conditions, see Specifications.
This allows C1 to charge up to the analog input voltage. No license is granted by implication or otherwise ratasheet any patent or patent rights of Intersil or its subsidiaries.
This is a stress only rating and operation of the device at these or any other conditions above those indicated in the dgg403 sections of this speci? The 44V maximum voltage range permits controlling 30VP-P signals.
Intersil semiconductor products are sold by description only. Sample and Hold Circuits? The analog switches are bilateral, equally matched for AC or bidirectional signals. CL includes fixture and cg403 capacitance.
DG Datasheet PDF –
The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. The system will therefore store the most positive analog input experienced. An epitaxial layer prevents the latch-up associated with older CMOS technologies. Information furnished by Intersil is believed to be accurate and reliable. These devices are sensitive ddg403 electrostatic discharge; follow proper IC Handling Procedures.
The output of A2 is fed back to A3 and compared to the analog input eIN. For information regarding Intersil Corporation and its products, see web site http: Peak Detector A3 acting as a comparator provides the logic drive for operating SW1. Limit forward diode current to maximum current ratings.
DG MAXIM Improved, Dual, High-Speed Analog Switches ChipFind Datasheet Archive |
Another one selects eIN or discharges the capacitor in preparation for the next integration cycle. Logic input waveform is inverted for switches that have the opposite dafasheet sense. The pinout is similar, permitting a eg403 layout to be used, choosing the switch function as needed. Refer to Figure 1 for test conditions. One control signal selects the timing capacitor C1 or C2. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders.
(PDF) DG403 Datasheet download
Low Power Consumption PD. Single or Split Supply Operation Applications? However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. Low charge injection simpli?